A New Composite CPU/Memory Model for Predicting Efficiency of Multi-core Processing

Simple item page
dc.contributor.authorHasan, Khondker
dc.date.accessioned2020-09-02T16:42:19Z
dc.date.available2020-09-02T16:42:19Z
dc.date.issued2014-02
dc.description.abstractTechniques for predicting the efficiency of multi-core processing associated with a set of tasks with varied CPU and main memory requirements are introduced. Given a set of tasks each with different CPU and main memory requirements, and a multi-core system (which generally has fewer cores than the number of tasks), our goal is to derive equations for upper-and lower-bounds to estimate the efficiency with which the tasks are executed. Prediction of execution efficiency of processes due to CPU and required memory availability is important in the context of making process assignment, load balancing, and scheduling decisions in distributed systems. Input parameters to models include: number of cores, number of threads, CPU usage factor of threads, available memory frames, required amount of memory for each thread, and others. Additionally, a CPU availability average prediction model is introduced from the empirical study for the set of applications that require a single predicted value instead of bounds. Extensive experimental studies and statistical analysis are performed and observed that the proposed efficiency bounds are consistently tight. The model provides a basis of an empirical model for predicting execution efficiency of threads while CPU and memory resources are uncertain. To facilitate scientific and controlled empirical evaluation, real-world benchmark programs with dynamic behavior are employed on UNIX systems that are parameterized by their CPU usage factor and memory requirement.en_US
dc.identifier.citationKhondker S. Hasan, John Antonio, Sridhar Radhakrishnan,“A New Composite CPU/Memory Model for Predicting Efficiency of Multi-core Processing”, The 20th IEEE International Conference on High Performance Computer Architecture (HPCA-14), Workshop on SoCs, Heterogeneous Architectures and Workloads (SHAW- 5), Sponsored by: IEEE Computer Society, DOI: 10.13140/RG.2.1.3051.9207, Orlando, FL, USA, 15-19 February 2014.en_US
dc.identifier.urihttps://hdl.handle.net/10657.1/2438
dc.language.isoen_USen_US
dc.publisherIEEE Computer Societyen_US
dc.subjectComposite prediction model, CPU availability, Execution Efficiency, Memory availability, Multi-core processors, Modeling and predictionen_US
dc.titleA New Composite CPU/Memory Model for Predicting Efficiency of Multi-core Processingen_US
dc.typeArticleen_US

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
A New Composite CPUMemory Model for Predicting Efficiency of Multicore Processing.pdf
Size:
49.85 KB
Format:
Adobe Portable Document Format
Description:
Download

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

College of Science and Engineering
Khondker Hasan