Exploiting Area-Speed-Power Tradeoff of FPGA Designs on Multilayer Perceptron (MLP) Neural Network

Simple item page
dc.contributor.advisorYang, Xiaokun
dc.contributor.committeeMemberKoc, Hakduran
dc.contributor.committeeMemberUnwala, Ishaq
dc.creatorReed, April
dc.creator.orcid0000-0002-9456-8611
dc.date.accessioned2021-01-25T20:14:27Z
dc.date.available2021-01-25T20:14:27Z
dc.date.created2020-12
dc.date.issued2020-12-21
dc.date.submittedDecember 2020
dc.date.updated2021-01-25T20:14:29Z
dc.description.abstractThis dissertation presents four Field Programmable Gate Array (FPGA) design architectures for handwritten digit recognition, in order to improve hardware efficiency in terms of resources, power, and speed of the neuromorphic processor. Multipliers are used as the basis for each of the processor designs. Additional methods are explored to compare hardware efficiency with implementing floating point adders and multipliers in register-transfer level (RTL) designs. These implementations are then instantiated into each of the processor designs and the results are compared to the IPs-based demonstrations using Xilinx Vivado. Experimental results show that the 196-MUL design architecture achieves the highest speed but consumes a large amount of power and FPGA resource including look-up Tables (LUTs), flip-flops (FFs), and digital signal processing elements (DSPs). In contrast, the 28-MUL design architecture spends the minimum LUTs, FFs, DSPs, and power dissipation, however, the latency is greater than 3× compared with the hardware cost of the 196-muliplier structure. The conclusion of the dissertation is that the proposed works offer different levels of hardware efficiency corresponding to different design specifications. The proposed designs allows for the user to choose which aspect is important to them in regards to area, power, and speed and then specialize the system to their needs.
dc.format.mimetypeapplication/pdf
dc.identifier.urihttps://hdl.handle.net/10657.1/2545
dc.language.isoen
dc.subjectFPGA, MLP, NN
dc.titleExploiting Area-Speed-Power Tradeoff of FPGA Designs on Multilayer Perceptron (MLP) Neural Network
dc.typeThesis
dc.type.materialtext
thesis.degree.grantorUniversity of Houston-Clear Lake
thesis.degree.levelMasters
thesis.degree.nameMaster of Science

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
REED-MASTERSTHESIS-2020.pdf
Size:
2.52 MB
Format:
Adobe Portable Document Format
Download

License bundle

Now showing 1 - 2 of 2
No Thumbnail Available
Name:
LICENSE.txt
Size:
1.86 KB
Format:
Plain Text
Description:
Download
No Thumbnail Available
Name:
PROQUEST_LICENSE.txt
Size:
4.45 KB
Format:
Plain Text
Description:
Download

Collections

Theses and Dissertations
College of Science and Engineering Projects and Theses