A Case Study of Self-Organization Algorithms for High-Efficiency System-on-Chips Integration

dc.contributor.authorYang, Xiaokun
dc.date.accessioned2020-04-20T17:38:52Z
dc.date.available2020-04-20T17:38:52Z
dc.date.issued2017-07
dc.description.abstractAs the industry reaps the benefits of Moore's Law and chip designs increase in complexity, System-on-Chip (SoC) integration is becoming intractable with the advent of many new bus or interface protocols. As a case study, this paper proposes a self-organization algorithm for designing high-efficiency SBUS wrappers in order to interconnect third-party Intellectual Properties (IPs) and find a right balance between system performance and resource cost. Field-programmable gate array (FPGA) results show large reduction in our self-integration system's area and energy consumption (77.6% in block tests), compared with the AXI3 SoC. Additionally our proposed work achieves higher valid throughput (up to 1.2×) than the AXI3 implementation.en_US
dc.identifier.citationX. Yang, Y. Zhang, W. Wen, and M. Fan, "A Case Study of Self-Organization Algorithms for High-Efficiency System-on-Chips Integration," IEEE Intl. Conf. on Autonomic Computing (ICAC 2017) – Workshop on Feedback Computing, Accepted, In Press, July, 2017.en_US
dc.identifier.urihttps://hdl.handle.net/10657.1/2271
dc.language.isoen_USen_US
dc.publisherIEEE Intl. Conf. on Autonomic Computingen_US
dc.subjectbus wrappers, field-programmable gate array (FPGA), IP integration, self-organization, System-onChips(SoC)en_US
dc.titleA Case Study of Self-Organization Algorithms for High-Efficiency System-on-Chips Integrationen_US
dc.typeArticleen_US

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
A Case Study of Self-Organization Algorithms for High-Efficiency System-on-Chips Integration Abstract.pdf
Size:
8.49 KB
Format:
Adobe Portable Document Format
Description:

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: