A scalable image/video FPGA processing platform with approximate design

Simple item page
dc.contributor.advisorYang, Xiaokun
dc.contributor.committeeMemberWu, Lei
dc.contributor.committeeMemberLu, Jiang
dc.creatorZhang, Yunxiang
dc.creator.orcid0000-0003-1286-807X
dc.date.accessioned2019-03-11T20:09:01Z
dc.date.available2019-03-11T20:09:01Z
dc.date.created2018-12
dc.date.issued2018-12-04
dc.date.submittedDecember 2018
dc.date.updated2019-03-11T20:09:02Z
dc.description.abstractThis dissertation presents a scalable image/video platform with approximate computing design on Field-Programmable Gate Array (FPGA). The platform is able to capture images in real time with a low-cost OV7670 camera and display the original, in-process and final results of images on a VGA-interfaced monitor. To make the platform reusable and expandable, the design with Verilog Hardware Description Language (HDL) and the verification environment including six Open Verification Components (OVCs) are provided. Compared to prior works, our proposed work achieves the least FPGA resource cost (753 Look Up Tables (LUTs) and 277 Registers) on the design of a Camera-FPGA-VGA platform. Furthermore, we present a novel approximate design library with FPGA and provide several slice-energy cost solutions corresponding to different application constrains. Specifically three approximations of multipliers and two approximations of adders, along with the exact designs, are presented and integrated as twelve benchmarks to implement RGB to grayscale conversion as a case study. Experimental results show that the minimum slice-energy cost, integrated with approximate\#2 adder and approximate\#3 multiplier, achieves 25.17% slice-energy saving compared with the exact design by sacrificing the quality of results as 5.69% error for multiplier and 2.85% for adder.
dc.format.mimetypeapplication/pdf
dc.identifier.urihttps://hdl.handle.net/10657.1/1411
dc.language.isoen
dc.subject.lcshField programmable gate arrays
dc.subject.lcshImage processing
dc.subject.lcshVerilog (Computer hardware desciption language)
dc.titleA scalable image/video FPGA processing platform with approximate design
dc.typeThesis
dc.type.materialtext
thesis.degree.grantorUniversity of Houston-Clear Lake
thesis.degree.levelMasters
thesis.degree.nameMaster of Science

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
ZHANG-MASTERSTHESIS-2018.pdf
Size:
13.7 MB
Format:
Adobe Portable Document Format
Download

License bundle

Now showing 1 - 2 of 2
No Thumbnail Available
Name:
LICENSE.txt
Size:
1.86 KB
Format:
Plain Text
Description:
Download
No Thumbnail Available
Name:
PROQUEST_LICENSE.txt
Size:
4.45 KB
Format:
Plain Text
Description:
Download

Collections

Theses and Dissertations
College of Science and Engineering Projects and Theses