Architecture of a Piplined Closed-Loop Gigabit Bit Error Detector

Files

CAVAZOS_JOSE A.pdf (1.37 MB)

Date

2003

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Description

Keywords

circuit, architecture

Citation

URI

https://hdl.handle.net/10657.1/3404

Collections

Legacy Theses and Dissertations (1974-2015)